![]() ![]() The figure below gives a high level overview of the key components. Your IP must be written in either Verilog or System C. Xilinx exposes a SystemC/TLM interface to conne ct QEMU, which models the hardened Processing System (PS) of any Zynq-based or Versal Adaptive SoC product, to a model of your own IP instantiated in the Programmable Logic (PL). This feature enables you to model lar ge and complex systems right fr om the get-go. You can use Xilinx QEMU to connect and drive mixed simulat ion environments using the included remote-port framework. (Accellera's SystemC Reference Simulation Env ironment is free and under the Apache v2 License as of 2016). Please see the SystemC page of Accellera’s website for further details and a demo with Accellera 's Open Source SystemC Reference Simulat ion Environment. Feel free to use our libSystemCTLM-SoC to interface your simulation environment to Xilinx' s QEMU. This feature is provided "as-is" and under an open source license model. This feature is predominantly su itable for experienced develope rs in SystemC/TLM and integration with mixed simulatio n environments. ![]()
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |